INTRODUCTION
In modern integrated circuit systems, the flash ADC, which simultaneously compares input signal, v,, with (zN -I ) references VR,j in Fig. I , is most suitable for high speed analog-todigital conversion since it doesn't require linear amplification. 'Ihe linearity of the whole ADC transfer function is predominantly degraded by the the random input-referred offset voltages nf the comparators. The offset of a comparamr with symmetric circuit configuration is caused by device mismatches. Devices with larger size have better matching properties but also result in circuits with less power eficiency. Due to this design consideration for matching, there exists a fundamental trade-off among the speed, power, and accuracy for a CMOS flash ADC [I] .
To overcome this inherent device's constraint, several techniques have been proposed, such as switched-capacitor offset cancellation [2]-circuit-level spatial filtering [3], digitallycontrolled offset trimming 141 [5] , and calibrated redundancy [6] . The last two schemes arc potentially more power efficient than other techniques, since no extra circuitry and clock phases are required. However, both of them require calibration mechanism to detect offsets and adjust circuit configuration. In these cases, foreground offset calibration schemes, which can only be executed once for a specific timc period, may not be sufficient to prevent offsets shift due to variation in temperature and supply voltage. This paper describes a backgroundcalibration technique that can perform offset trimming in comparators without intermpting the normal operation of the A N . Since most of the required circuit overhead for the proposed scheme is in thc digital domain and little modification is done to the analog criticd signal path, the proposed scheme won't degrade thc speed of the circuit's comparison function.
B ACKGROUND-CALIBRATED COMPARATOR (BCC)
The proposed scheme is based on a stand-along calibration foop in each comparator. The calibration loop consists of a random chopping comparator (RCC) and a calibration processor (CP), which are shown in Fig. 2 and Fig. 3 respectively. In Fig. 2 Large AY and small Nc result in fast converging speed but large jitter in Vas. On h e other hand, small AY and large NC result in small VOS jitter but also slow converging speed.
Detailed analyses for convergence and jilter are given in [7] . The above issues can be resolved by rearranging the B.CCs as shown in Fig. 4 . In this architecture, the outputs from all BCCs are fed into a thermometer-code edge detector (TCED) to generate an edge code as the CP's input. The TCED simply consists of two-input AND gates, so that = 1 i€ D C j = 1 and Dsj+i = 0. With this arrangement, the j-th CP is activated only when V, appears between VR,j + qj . Vos.j and VR,,+~ + q j + l . Vo/b~.,+l. h most flash ADC designs, the TCED is often a sub-btock of the back-end output encoder, thus no extra hardware is required.
FLASH ADC USING BCCs
The arrangement of Fig. 4 introduces a windowing effect which can reduce the P, value perceived by each BCC. As illustrated in Fig. 5 It is essential that the qj and qi+l random sequences to be mutually uncorrelated. Otherwise, the averaged values of P , perceived by the j-th BCC will be different for different time period, depending on status of q,+l being +1 or -1, then the enlitc: calibralion process cai 110 longer fuunction properly. hi practial application, one can choose two uncorrelated random sequences, q1 = 93 = 95 = . . . and 92 = q4 = 96 = . . . to reduce the hardware overhead.
The phenomenon of VOS wandering due to null-information input condition can still occurs. However, €or the 1-th BCC, the maximum distance Vo.7,j can wander around is 1 LSB, which is the difference between VR,, and V R ,~+~. Whenever
VOS,, 2 1 LSB, Pa becomes zero and V O S ,~
can no longer wander. Thus, for a properly designed ADC of Fig. 4 , its worst-case differential nonlinearity (DNL) is 1 LSB.
Transient Behavior
The BCC's transient behavior is a function of pb. Since different RCC perceives different Pb due to the non-uniform Vi PDF, the settling time constant for the transient behavior is difficult to predict. 
M(Vos).
A simple approximation is by assuming Vi is uniformly distributcd ovcr thc cntirc input rangc. From thc analysis in [7] , thc transient response of V O S [~] for each BCC can be expressed as:
All BCCs in Fig. 4 can be calibrated independently and simultaneously, thus the converging time is independent of the number of BCCs. It is a good practice to install additional power-on calibration, mechanism so that all comparators ate in good condition immediately after hardware power-on phase and before applying the input.
Ofset Jitter
For a single BCC, as the calibration converges and VO, is close to zero, the behavior of Vos[kI becomes a discrete random jitter around zero. The stochastic behavior of VoS is-a random sequence, Vos[kI. Fig. 6 illustrates a possible probability mass function (PMF) for VOS, M(V&). The discrete events for VOS, are V,,, Vi:, V:;, VGi, V, :, . _ .
, with V,", being dosest to zero. The distance between two adjacent events is A Y . is always zero, which is enforced by the calibration feedback mechanism. The value of a(V0s) represents the rout-meansquare of the random jitter, which can be referred as a noise imposed on the input signal.
Possible value for
In the case of a flash ADC, each BCC perceives merely a small portion of the full input swing. Therefore the input signal distribution is o f a similar uniform shape for each BCC. With he assumptions of uniform input distribution, jitter analysis for the flash ADC is similar to a simple BCC case. From 
A B BIT ADC DESIGN CASE
The design example is a behavior 6-bit ADC based on Fig. 4 .
All BCCs are identical and have AV = (1/4) LSB and Nc = 16. The design also includes a intermediate Gray encoder to mitigate the bubble-error effect. All BCCs are inrroduced with initial offsets, which has a random Gaussian distribution with a standard deviation of 2 U R . ADC inputs are full-range sine wave and triangular wave in the simulations. Comparator Index Number the calibration mechanism forces u,(Vos) to settle to a value close to 0.13 LSB, which indicated by the horizontal dashed Line and obtained ftom Fig. 7 . As expected, the ADC's input can affect the calibration transient behavior. Simulation [i] with triangular-wave input, which has a uniform PDF, settles faster than the case with sine-wave input. Also plotted in Fig. 8 is the approximation of (1) . 'fie settling time constant is 7;t = Nc x 26 x 4 = 4096. From (l), it will take 2 . 7 3~~
for the ADC to reduce its a,(Vos) from 2 LSB to 0.13 LSB.
On the other hand, the corresponding settling time is approximately 15,000 samples in simulation with triangular-waveinput and 20,000 samples in simulation with sine-wave input.
The effectiveness of the proposed calibration scheme is demonstrated in Fig. 9 The proposed calibration scheme uses extra digital hardware to overcome the inherent speed-power-accuracy limitation of MOS transistors in comparator designs. Thus, the scheme is most suitable for use in advanced CMOS technologies, in which device scaling is diminishing the cost of digital circuits. V I Figure 9 : Offsets of windowed BCCs before and after calibration.
